PHD Discussions Logo

Ask, Learn and Accelerate in your PhD Research

Question Icon Post Your Answer

Question Icon

2 years ago in Hardware and Architecture By Vineet

How do you design a hardware architecture for Lee’s algorithm in Verilog?

How would you go about designing efficient hardware in Verilog to accelerate Lee's routing algorithm?

All Answers (1 Answers In All)

By Pragna Answered 1 year ago

Design a finite state machine (FSM) with a grid register array. States: INIT (load maze), PROPAGATE (wavefront expansion using neighbor checks), TRACE_BACK (mark path). Use counters and multiplexers for cell indexing. Implement queue control for BFS. Synthesize the Verilog code for an FPGA to physically demonstrate maze routing.

Your Answer